ABSTRACT
INTRODUCTION
In VLSI field the design of a linear and wide range voltage controlled oscillator for RF application is a challenging work for Electronics Engineers. VCO is the main component in the many RF circuits. VCO is the heart of Phase Lock Loop system. An oscillator is an autonomous system which generates a periodic output without any input. The VCO is an electronic circuit which produces the frequency signal depending on its input voltage. VCO is voltage to frequency converter. The Barkhausen criteria for oscillation can be met without resonators as in ring oscillators. If the open loop circuit exhibits sufficient gain at the zero phase frequency, oscillations occurs. The important requirements of VCO are Frequency accuracy, wide tuning range, tuning linearity, low power consumption, small size and low phase noise [1] .
DIFFERENT ARCHITECTURES OF VCO
The different architectures of VCO are
LC VCO
These VCO's are made by using inductors and capacitors, with an amplifier. A very high frequency voltage controlled oscillations are generated by using inductors and capacitors. This architecture is preferred for sinusoidal wave output and can be integrated where space is not important issue.
Source Coupled VCO
These VCOs are made by using transistors connected back to back. This technique gives high frequency VCOs. These are also used to generate rectangular and saw tooth wave forms. These VCOs can be designed to dissipate less power than the current-starved VCO. The major disadvantage of these configurations is the need for a capacitor, something that may not be available in a single-poly pure digital process without using parasitic.
Current Starved Ring VCO
These VCOs are made by using ring oscillator. The ring oscillator works by controlling the charging and discharging of the gate capacitance of the next inverter. Decreasing the peak available charging current increases the time to charge and discharge the gate capacitance; consequently, the frequency is decreased [7] . Ring oscillators generate high frequency up to 10 GHz.
TRANSFER FUNCTION OF VCO
Ideally the VCO must be capable of transfer the input voltage to frequency linearly as shown in Figure 1 . 
VCO DESIGN

VCO Design parameters
The VCO designed according to the following specifications as shown in Table 1 . 
Ring oscillator
The ring oscillator is made up of 3 inverters connected in ring fashion as shown in Figure 2 . The length is fixed at 180nm. The width of PMOS transistor is 3 μm and width of NMOS is 700nm is considered for switching point (V SP ) at 0.9V. The average delay of each inverter with an inverter as load is 35ps. 
where N is number of inverter stages = 3 T d is the average time delay of each inverter = 35ps Oscillation frequency is 4.698GHz.
Why current starved architecture?
The V DD varies ±10% of 1.8V i.e. from 1.62V to 1.98V. For this voltage variation the Ring architecture produces an output frequency from 4.175GHz to 5.077GHz with the difference of 992MHz, which is large variation as shown in Figure 3 . The output frequency is not stable when it is dependent on V DD . This is made stable by supplying current to each inverter instead of V DD as shown in Figure 4 . The schematic of current-starved VCO is shown in Figure4. Its operation is similar to the ring oscillator. MOSFETs M2 and M3 operate as an inverter, while MOSFETs Ml and M4 operate as current sources. The current sources, M1 and M4, limit the current available to the transistor M2 and M3. In other words, the inverter is starved for current. The drain currents of MOSFETs M5 and M6 are the same and are set by the input control voltage. The currents in M5 and M6 are mirrored in each inverter/current source stage.
Current Starved VCO
The total capacitance on the drains of M2 and M3 is given by
This is simply the output and input capacitances of the inverter.This equation can be written in a more useful form as = ( + ) (6) The time taken to charge C tot from zero to V SP with the constant current I D4 is given by = .
where V SP is switching point of the inverter. While the time taken to discharge C tot from V DD to V SP is given by
If we set I D4 = I D1 = I D (which we will label I Dcentre when V inVCO = Vdd/2), then the sum of t 1 and t 2 is simply + = .
(9)
The oscillation frequency of the current-starved VCO for N (an odd number > 3) stages is
which is equal to f center (at V inVCO = V DD /2 and I D = I Dcenter ). The VCO stops oscillating, when V inVCO < V TN . Therefore, we can define V min = V TN and f min = 0. The maximum VCO oscillation frequency, f max is determined by finding I D when V inVCO =V DD . At the maximum frequency, V max = V DD . Figure 5 . Linearizing VCO Gain [2] To make the current in a MOSFET linearly related to the VCO's input voltage, consider the circuit shown in Figure 5 . The width of M5R is made wide so that its V GS is always approximately V TN . Note that the current in M6R is mirrored over to M6 and M5 to control the current used in the current-starved VCO.
Linearizing VCO Gain
The drain current of M5R is shown in Figure 6 . The drain current linearity is also depends on the width of M6R transistor. The width of M6R is 10μm and the width of M5R is made high and is taken as 100μm. The Figure 6 shows the V inVCO vs drain current of M5R transistor. Drain current is linearly dependent on V inVCO . 
IMPLEMENTATION AND RESULTS
The final design of linear wide range current starved voltage controlled oscillator is shown in Figure 7 . It is observed from Figure 9 that the variation in V DD from 1.62V to 1.98V i.e. ±10% of 1.8V, which varies the output frequency by 64MHz. Therefore the output frequency of VCO is controlled by current. This produces stable oscillations irrespective of V DD variations.
Jitter Improvement
The jitter of the complete current starved VCO is as shown in Figure 10 . The Figure 11 shows the eye diagram of output waveforms of the VCO after divider. 
CONCLUSIONS
The CSVCO circuit is designed and simulated using GPDK 180nm CMOS Technology. The CSVCO has frequency range from 53 MHz to 2.348 GHz and power consumption is 848µW. The jitter is improved by connecting a D Flip Flop (divide by 2). The supply voltage V DD is 1.8V. The current starved oscillator gives a linear voltage controlled oscillations, which is useful for PLL upto a certain GHz frequency range.
